
28 nm Device Portfolio
Cyclone V E FPGA Features
Maximum Resource Count for Cyclone ? V E FPGAs (1.1 V) 1
5CEA2
5CEA4
5CEA5
5CEA7
5CEA9
ALMs
LEs (K)
Registers
M10K memory blocks
M10K memory (Kb)
MLAB memory (Kb)
Variable-precision DSP blocks
18 x 18 multipliers
9,434
25
37,736
176
1,760
196
25
50
18,480
49
73,920
308
3,080
303
66
132
29,080
77
116,320
446
4,460
424
150
300
56,480
149.5
225,920
686
6,860
836
156
312
113,560
301
454,240
1,220
12,200
1,717
342
684
Global clock networks
16
PLLs
4
4
6
6
6
Design security
I/O voltage levels
supported (V)
I/O standards supported
3
1.1, 1.2, 1.5, 1.8, 2.5, 3.3
LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, Differential SSTL-15, Differential SSTL-18,
Differential SSTL-2, Differential HSTL-12, Differential HSTL-15, Differential HSTL-18, SSTL-15 (I and II),
SSTL-18 (I and II), SSTL-2 (I and II), 1.2 V HSTL (I and II), 1.5 V HSTL (I and II), 1.8 V HSTL (I and II),
HiSpi, SLVS, Sub-LVDS
LVDS channels, 875 Mbps
receive, 840 Mbps transmit
56
56
60
120
120
Embedded DPA circuitry
OCT
Programmable drive strength
PCIe hard IP blocks
–
Series and differential
3
–
Hard memory controllers 2
1
1
2
2
2
Memory devices
supported
DDR3, DDR2, LPDDR2
1
2
All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.
With 16 and 32 bit ECC support.
Altera Product Catalog
?
2013
?
www.altera.com
19